Nanoscale tri-gate SOI MOSFETs attract much attention in terms of the significance of self-heating effects (SHEs) which severely influence the operation stability and device reliability. Here, the impacts of the heat loss paths associated with the SHEs in nanoscale tri-gate SOI MOSFETs are comprehensively analyzed considering the gate dissipation channels (GDCs). The thermal resistance network model and thermal resistance model are presented to illustrate the heat dissipation mechanisms. 3D electro-thermal TCAD simulation results show that the heat flux through the GDCs occupies most part of the total heat dissipation. The static peak temperature can be decreased by decreasing the gate oxide thickness and increasing the crosssection of Fin area of tri-gate devices. Fig. 6. Thermal resistance and temperature distribution along the Fin with different cross-section area of the GDCs.
Introduction
Multi-gate silicon-on-insulator (SOI) MOSFETs which have been considered as a promising option to replace planar devices on bulk or SOI substrate beyond technology nodes bellow 22 nm will suffer significant self-heating effects (SHEs) problems [1, 2] . Although there are different measurement methodologies [3, 4, 5] used to estimate the affection of SHEs on device performance, numerical simulation as well as physics modeling are still efficient ways to study the SHEs and validate the measurements [5, 6, 7] . It is a great challenge to solve the power dissipation problems in the nanoscale device with complex 3-D geometrical structure, particularly because it is an undefinable process in analytical terms [8] .
The heat generation and diffusion mechanisms which are essential to describe the SHEs in SOI MOSFETs are rather complex to be modeled to estimate the maximum temperature and predicting the temperature distribution in nanoscale SOI device [9] .
The effects of steady-state self-heating in multi-fin devices on performance were analyzed based on the ultra-thin body (UTB) SOI thermal model [10] . A flared channel extension thermal model of each individual fin is presented to account for multiple fins. Xu et al. [11] presents an accurate analytical thermal model for estimating self-heating in FinFETs (or Tri-gate FETs) under both steadystate and transient conditions. The complicated heat generation and diffusion behaviors in the SOI MOSFETs were described by the model with equivalent heat source for the application of design engineers instead of the obscure solve of Boltzmann Transport Equation and heat diffusion equation. Thermal-resistancenetwork-based model and networks taking account of various heat flux paths and thermal coupling between the various regions or blocks have been established by Shrivastava et al. for accurate electrothermal simulation of nanoscale FinFET devices [12] . An electro-thermal model presented by Cheng et al. [13] based on the concept of characteristic thermal lengths representing various heat loss paths for heat conduction along each segment of the fins, channel, and metal/ poly wires for multi-Fin devices. Since the high thermal conductivity of the gate material provides the least resistive path for heat to flow out of the device, the small thermal conductivity of the oxide will restrict the heat flow from the channel to the gate.
Here, the impacts of the heat loss paths associated with the SHEs in nanoscale tri-gate SOI MOSFETs are comprehensively analyzed considering the gate dissipation channels (GDCs) using 3-D electro-thermal TCAD simulation. Thermal resistance network model and Thermal resistance model are presented to illustrate the heat dissipation mechanisms. Furthermore, we also investigated the impact of the nanoscale on the temperature gradient and the equivalent heat source (hot spot) location in the Fin region of the tri-gate SOI MOSFETs, which are critical factors of thermal modeling.
2 Heat dissipation mechanism analysis for the tri-gate SOI MOSFETs
Device structure and boundary conditions
The SHEs characteristic of the SOI MOSFETs with source/drain extension was studied using the Sentaurus TCAD 3-D electro-thermal simulation. Fig. 1 demonstrates a coordinate system of 3-D triple gate SOI MOSFET structure. The X, Y and Z coordinates are along the channel length, width and height directions respectively. The channel is surrounded by a very thin oxide layer which enclosed with a fin-shaped gate. The source/drain extensions are packaged with a Si 3 N 4 layer which marked as spacer. It adopts a High-k gate dielectric, HfO 2 , as the gate oxide because of its high dielectric constant κ and excellent thermal characteristic in sub-45 nm regime. As shown in Fig. 1 , L g , H fin , W fin , L ex , t ox , H Box is respectively the length of channel, fin height, fin width, source/drain extension, gate oxide thickness and buried-oxide thickness (BOX) of the device. During the thermal simulation, a constant voltage was applied on the gate while a linear increasing signal was applied on the drain to monitor the dependence of the temperature with heating power or simulation times. Therefore, the temperature, current and heat flux changes affected by SHEs could be observed in a time domain.
When the size of triple gate SOI MOSFETs decreases into nanoscale regime, the maximum heat generation and the Hot-spot in the device transferred into the drain extension region [14] . The channel heat source is replaced by the drain extension heat source. The thermal resistance and the networks which are greatly influenced by the mainly heat loss paths are significant indicators of SHEs.
In order to study the heat dissipation mechanism of the SOI MOSFETs, special thermal boundary conditions were set in electro-thermal simulations for the different heat loss paths assumption. The surface thermal resistance boundary condition is applied to the four pads for SHEs modeling as in [15] . Other surfaces are applied with adiabatic boundary due to the deposited thick oxide layer. Initially, the metal pads were set to ambient temperature. Thus, all the pads were treated as the same thermal point. And then the heat flow paths occur in the device shown in Fig. 2 . There are six heat loss paths (A, B, C, D, E and F) from hot spot which is marked by red arrow. A, B and C are the gate dissipation channels along oxide layer (R gr , R gl and R gt ) and gate metal (R mr , R ml and R mt ). D is the drain heat sink including drain region (R drain ) and drain metal pad (R dm ). F is the source heat sink which contains channel region (R channel ), source extension (R SE ), source (R source ) and metal pad (R sm ). E is the body sink along the BOX (R box ), bulk (R bulk ) and the surface (R bulk surf ).
Thermal resistance network model
The Fig. 3 represents the thermal resistance network in the channel region which indicates the mechanism of the heat flow out from the channel through the triple gate and BOX layer. The heat flux leads to the maximum temperature gradient along the X direction in the silicon Fin region, which entails the complex electrothermal and thermo-electric coupling effects. Because of the narrow Fin and the high thermal conductivity of the silicon, the heat flow along the Y direction can be ignored, and that along the X and Z directions can be described by the following equations: 
where q x and q z are the heat flux per unit time which vertically go through unit area along the X and Z directions respectively. The temperature gradient determines the heat flux through the heat loss path. Using Finite Element Method (FEM), the temperature difference can be explained by Eq. (3):
where Ál is the finite element length along the channel. 
Thermal resistance model
The thermal resistance is determined by the heat flow paths inside the device. Considering the heat flux path associated with buried-oxide, the thermal resistance of the triple gate SOI MOSFETs is calculated by the following equation [14] :
where ox and si are the thermal conductivity of the buried oxide and the Silicon, respectively. Heat dissipation is sensitive to the dimensions of the pads. The heat removal process along the buried oxide in nanoscale SOI device is not as efficient as that along the gate oxide. Thinner oxide and larger area metal pads with higher thermal conductivity will account for most part of heat flux dissipation. Therefore, when neglecting the heat flux GDCs, the thermal conductance dramatically decreases which lead to the enormous error in SHEs prediction. Thus, the heat transfer at the interface of the Fin with the gate oxide forming the GDCs should be considered in the thermal resistance model. In triple gate SOI MOSFETs, heat dissipates through the surrounding oxide to the substrate and three gates where the equivalent heat diffusion perimeter could be calculated by Eq. (5):
The heat diffusing from high temperature region to low temperature region, exponentially attenuates over a distance above the BOX layer which described by the cooling length. When the heat diffusion perimeter is determined, the heat loss cross-sectional area is defined by the cooling length related to the characteristic of the dielectric layer material including the thermal conductivity and the size. Thin gate dielectric and long heat diffusion perimeter result in the much small GDCs thermal resistance which is expressed by the following equation:
In tri-gate SOI MOSFETs, according to the main heat loss paths resulted by the thermal boundary conditions shown in Fig. 2 , the BOX thermal resistance and GDCs thermal resistance are considered as parameters of parallel executions, and the heat diffusion ability of the triple gate SOI MOSFETs with GDCs is evaluated by equation (4):
Generally, the gate oxide thickness (t ox ) is much smaller than the one of the BOX, therefore results in a larger thermal conductance. That means most of the heat flux flows through the gate oxide rather than the BOX. The total SOI thermal resistance depends on the gate thermal resistance in the Nano-SOI device.
Result and discussion
The triple gate SOI MOSFET with the parameters listed in Table I was simulated to investigate the heat flux along the possible dissipation channels using the coupled 3-D electro-thermal model. Fig. 4 shows the effect of heat flux versus V gs at V ds ¼ 0:9 V. As shown in the figure, when increasing V gs , the heat flux through the substrate, source, drain and gate terminals increasing from 0 (V gs ¼ 0) to 0.427μ, 1.38μ, 1.62μ and 21μ (W/ cm 2 , V gs ¼ 0:9 V), respectively. The heat flux dissipated through the triple gates occupies 86% of total heat at Vgs ¼ 0:9 V. and the heat flows out the drain, source and substrate account for 6.61%, 5.64% and 1.75%, respectively. Most of the heat flows through the gate interconnects, which is determined by the heat loss thermal resistance with dimensions of the path shown in Eq. (8) .
where L is the length along the heat loss direction, λ is the thermal conductivity of the material, S is cross-section area vertical the heat flux. It shows that the thin Fig. 4 . Heat flux versus gate voltage for the four terminal electro-node oxide and the large surface area lead to large gate thermal conduction which dominates device thermal conduction. The thin buried oxide increases heat dissipation and makes the BOX path non-negligible. Fig. 5 represents the temperature distribution along the Fin in the SOI devices with BOX ¼ 30 nm and BOX ¼ 65 nm with/without considering the influence of the GDCs. The static peak temperature is dramatically decreased due to the heat flux dissipation considering GDCs. The temperature gradient around the Fin area changes greatly which can be illustrated by the variation of R th gates and R th SOI described in Eq. (7) . The results indicate that the definition of the heat loss paths is a critical factor for establishing the thermal models. If the GDCs were not taken into consideration, the device will suffer higher temperature. It can be also seen from the figure that the temperature associated with SHEs are varied with different buriedoxide thickness. Compared with thicker buried-oxide layer, the temperature rising is smaller in the device with thinner buried-oxide layer. It can be concluded that thin buried-oxide is beneficial to dissipate the heat flux generated inside the device. Fig. 6 shows the temperature distribution and the thermal resistance associated with different Fin cross-section areas along. The thermal resistance which is defined by ÁT=Power of the device with 24 nm Fin widths is smaller than that of the one with 8 nm Fin widths based on the analysis which described in the Eq. (6). The peak value of temperature in device with 24 nm-Fin widths is larger than that of another one. A smaller thermal resistance means that the heat diffusion could be enhanced by changing the dimension of the device. However, the operation current under a certain voltage application will be increased. The power will be also increased which will significantly result in the temperature increasing. Conclusion
The self-heating effects severely influence the stability and reliability of nanoscale tri-gate SOI MOSFETs. 3D electro-thermal TCAD simulation study has been done to investigate the impacts of the heat loss paths on the heat flux dissipation and temperature distribution considering the gate dissipation channels. The heat flux through the GDCs occupies most part of the total heat dissipation. The static peak temperature can be decreased by decreasing the gate oxide thickness and increasing the cross-section of Fin area of tri-gate devices. The diverse electro-thermal models with different heat loss paths will lead to different prediction of the temperature distribution and temperature gradient caused by the SHEs. Thus, for avoiding the huge deviation in the assessment of self-heating effects, the parallel relationship between GDCs and BOX heat loss path cannot be ignored.
